(19)

Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) EP 0 778 516 A2

(12)

EUROPEAN PATENT APPLICATION

(43) Date of publication:

11.06.1997 Bulletin 1997/24

(51) Int. Cl.⁶: **G06F 3/14**

(21) Application number: 96119315.8

(22) Date of filing: 02.12.1996

(84) Designated Contracting States: **DE FR GB IT NL**

(30) Priority: 01.12.1995 US 7841

(71) Applicants:

• TEXAS INSTRUMENTS INCORPORATED Dallas Texas 75265 (US)

 IBM United Kingdom Limited Winchester, Hampshire SO2 2JN (GB)

(72) Inventors:

 Kerigan, Shaun Kilmacolm, Renfrewshire PA14 4PL (GB) Fix, Douglas M.
 Allen, TX 75002 (US)

Sexton, William J.
 The Colony, TX 75056 (US)

 Hewlett, Gregory Garland, TX 75044 (US)

(74) Representative: Schwepfinger, Karl-Heinz, Dipl.-Ing.

ing. Prinz & Partner,


Manzingerweg 7 81241 München (DE)

(54) Hardware independent display device interface

(57) A digital display device interface for a host system (12) and its display device (14) and peripherals. The interface has separate logical and physical levels, thereby making the interface independent of any hardware configuration or connector. The initialization logic level allows dynamic configuration of the system upon

power up or initialization. The display data level (30) controls the video data sent for display in a continuous, full bandwidth data stream. The I/O data level (32) controls communications between peripheral devices (18a...18x) connected to the display device (14) and the system (12).





SEST AVAILABLE COPY

Description

5

10

25

40

50

FIELD OF THE INVENTION

This invention relates to computer display devices (projectors, direct view flat panels, etc.), more particularly to those display devices intended for use with a wide range of computer interfaces.

BACKGROUND OF THE INVENTION

The typical system display, such as a computer and workstation display device, has a cathode-ray tube (CRT) driven display. This type of display device displays data in an analog fashion. The computer system creates the image data in the digital domain and must convert it to analog data before transferring it to the display device.

The display device may have the capability to further process the data before displaying it. With the advent of fast and powerful digital signal processors, the display device may need data in digital format in order to perform digital processing. In this case, the data must be reconverted back to digital, processed, reconverted back to analog and then digital data.

Regardless of how the display device processes the data, the conversion from digital to analog currently occurs before sending the data to the display device, even if the display device is itself digital, since the current standard is analog. With the move to a more digital world, digital display devices have become a more available option for computer systems. Additionally, not only is it desirable for the video signals to be digital, but a digital data stream can easily include distinct data signals for control of the system and the display device.

Therefore, a need exists for a display device interface that supports both analog and digital formats and eliminates any unnecessary transformation between the two.

SUMMARY OF THE INVENTION

One aspect of the invention includes a digital display device interface that separates the interface procedures from the hardware configuration. The interface defines a logical procedure layer, which includes an initialization level, a data display level and a I/O data level. The interface also defines an electrical connection layer and a physical mechanical layer. The electrical connection layer contains several options for connection architectures and standards for both the display data level and the I/O data level. The mechanical level merges the electrical connection options to a connector which connects the display device to a host system.

It is one advantage of the invention that it allows digital and analog display devices to be used with the same procedures.

It is a further advantage of the invention in that the procedures are independent of the hardware, making the interface more robust and interoperable.

It is a yet further advantage of the invention in that it allows a plug and play configuration for peripherals and display devices.

It is a yet further advantage of the invention in that it provides a coherent framework irrespective of the display device for display of data through a flexible display device interface.

It is a yet further advantage of the invention that both existing and new bus standards can be utilized seamlessly for both control and display of data.

45 BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention and for further advantages thereof, reference is now made to the following Detailed Description taken in conjunction with the accompanying Drawings in which:

Figure 1 shows a block diagram of a host system with a digital display device and peripherals; and

Figure 2 shows a flowchart of the process for initializing and operating a display device using one embodiment of a digital display device interface standard.

55 DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Figure 1 shows a computer system 10 with a host system 12 and a display device 14. The host system may be any type of workstation or computer that generates one of several different types of video data to be displayed. The display device 14 has connected to it peripherals 18a, 18b ... 18x. The connection 16 allows the host system 12 and the display

BEST AVAILABLE COPY

EP 0 778 516 A2

device 14 to communicate as well as allowing the peripherals 18a...18x to communicate with the host.

The host computer has a digital display device interface that allows it to use one of several hardware configurations and a selection of available peripherals. The configuration remains flexible, since the host sends queries via the interface to the display device and other peripherals to gather the information necessary to configure the channels of communication.

Figure 2 shows a process by which the host computer configures its communications to be able to send display data and receive input from peripherals through its digital display device interface (or digital monitor interface, DMI). "Digital display device" refers to a display device that displays data digitally or has a fixed pixel format. One aspect of this invention includes the ability to use standard analog displays with hosts that use a digital display device interface, thereby allowing a gradual move to digital displays. Another aspect is that the display adapter may be installed in the display device rather than the host.

For ease of discussion, the interface will be discussed relative to various layers and sublevels. The logical layer includes a display data level, an input/output (I/O) data level, and an initialization level. The physical layer contains two sublayers, an electrical level and a mechanical level. The electrical sublayer has a mandatory element and several optional elements. These consist of an initialization bus element, a high speed, uni-directional bus element, and a medium to high speed bi-directional bus element. The initialization bus is mandatory and at least one of the remaining bus elements is mandatory with both being optional. The initialization bus element is intended to interface directly with the initialization level of the logical layer. The remaining two bus elements flexibly map back to both the I/O data level and the display data level of the logical layer.

The mechanical level brings the mandatory electrical element with the optional elements and their respective logical levels together at the connector. The discussion will begin with the logical level.

Following power on, in step 20, the interface begins to gather the necessary data to configure the communications channels between the system, display device and other peripherals. The power on step could also equate to a system boot, or any instance when the operating system loads or initializes. At initialization, the host and peripherals may optionally run internal self test routines to ascertain their ability to function and communicate via the available interfaces, shown at step 21 in Figure 2. The host system will then perform a series of steps as shown in steps 22-25 in Figure 2, to identify what buses are available, which peripherals are connected to each bus and to configure the interface accordingly. The display device will at this time send a digital extended display identification (DEDID) to the host via the mandatory initialization bus element. The DEDID provides the host information on the display device's functional capabilities, interface capabilities, default settings and option status for further host configuration.

Note that the peripherals 18a...18x, such as a mouse, camera, keyboard, etc. are connected to or through the display device 14 in Figure 1. In the workstation or PC environment, this is considered desirable. The host system may sit on the floor, or be a server that sits in another room. Connecting the peripherals through the display device prevents extra cables and allows for ease of connection and disconnection. The peripherals may communicate to the display device and the display device relays the information, if the display device has some type of on board intelligence, or the display device may just pass the information to the host system without any interaction with it.

Referring back to Figure 2, once the interface has completed the initialization, the next two steps in the process occur somewhat simultaneously. As shown by the larger arrow 28, the step of sending display data 30 involves a larger amount of data traveling from the host to the display device, normally along the high speed, uni-directional bus. This data stream consists of a continuous stream of real-time pixel data sent at the full bandwidth of the system. In one embodiment of the invention, this data stream is 24 bits per color, three colors. In contrast, the data being sent at step 32, at the I/O data level is intermittent and can be uni-directional or bi-directional. Peripherals, such as keyboards, pointing devices, cameras, etc., send their inputs to the host system. The host system then changes the display data in step 30 to account for these new inputs as necessary. This change only occurs when the peripherals have sent in new data, or the application on the host system has changed. An example of new information might be OpenGL commands to the display adapter or brightness or focus adjustments to an optical projector. An example of an application that may require the use of this channel might be software that allows transfer of compressed video.

At initial program load, or startup, some initialization communication may be performed along the optional I/O data link. The specific information of the configuration of the system must be identified and communicated to the host via the DEDID. The display device interface is designed to support several different architectures and components. However, in order for the system to function, the display device must send specific information beyond that defined in the DEDID for that particular set of components. This could be sent along a bi-directional bus as codes identifying such things as pointing device information, diagnostic information, etc. The host system would then tailor the functionality of the display device with display parameters, such as the number of display data channels enabled, display data channel type (LVDS, fiber, analog, etc.), addressability of the display, selected color temperature, update and refresh rates, etc.

The following tables illustrate the process of Figure 2 in a slightly different format;

1

EP 0 778 516 A2

TABLE I

	IABLE I
	DMI Architecture
LEVEL	DESCRIPTION/EXAMPLES
DISPLAY	Displayable Decoded Information
	Full bandwidth analog
	Full bandwidth digital
	Displayable Encoded Information
	Compressed video
	Graphic Primitives (draw and move)
	Graphic orders (OpenGL)
I/O DATA LEVEL	Digital audio
	Camera Video In
	Keyboards
	Pointing devices (pens, mice)
	Scanners
	Display control
INITIALIZATION LEVEL	DEDID
	Monitor function, default settings, data channels supported, etc.

BEST AVAILABLE CODY

TABLE II DMI Host Software Architecture and Mechanical Level

App-1		App	p-2		App-3		App-			
API(s)					1					
Operati	ng Sys	tem								
Compone										
Device drivers	disp	lay	point	pen	mouse		playable oded	mon.	full motion video	key boar
Logic Layer			Level				Display	Level	Init. Level	
Elec. Layer		tion	h speed al bus 94)	l, bi-			High Specture direction bus (LVDS)	nal	DDC1	
lech. ayer	Cables (CONNO	i, co	Daxial,	fibe	r, twis	ted	analog) pair, con	nector	, etc.	

4

10

15

25

30

35

55

BEST AVAILABLE COPY

EP 0 778 516 A2

In Table II, the three-level interface of Table I become part of the host architecture. The first three rows of Table II show software on the host system that typically runs on all systems, from the application software to the operating system. The component interfaces may be different from one operating system or host system to another, as might the list of peripheral devices. Between the peripheral control, which is in software, and the physical layer lies the DMI. The first level of the DMI is the logical layer, shown in Table I. The second level of the DMI is the electrical physical layer, shown on the second to the last row of Table II.

The electrical layer can support several different types of bus and connector architectures, including those shown. The only required element in the electrical level is a Display Data Channel (DDC1), its power (+5V) and ground and either the Med-High speed bi-directional bus or the High speed, uni-directional bus (or both are also valid). The host system reads this information out of an EEPROM or ROM on the monitor on DDC1 initialization interface to the system to allow the configuration during power on or operating system load.

Other connections supported by embodiments of the DMI can be related back to the display level and I/O data level of Figure 2. In the "basic" embodiment the Med-High speed, bi-directional bus relates back to the I/O data level on the High-speed, uni-directional bus relates back to the display level. In more advanced embodiments, the electrical layer data bus may serve either or both the I/O data level and display data levels of the logical layer.

In the basic embodiment of the display level, the connections supported include an LVDS (low voltage differential signal) for high speed video data transmission with many channels, and a fiber optic link, among other embodiments. Additionally, in the display data level, the optional analog interface will support display devices that run an analog standard, such as cathode-ray tube (CRT) based systems. In the basic embodiment of the I/O data level, connections supported include High-speed, bi-directional data buses such as IEEE 1394, universal serial bus (USB), VESA (Video Electronics Standards Association) standards DDC2b, Philips I²C, DDC2ab (access bus), and Q-ring (QuickRing by Apple Computer, Inc)., among others.

All of these optional electrical layer connections, which are supported by the various logical layers discussed above, merge with the connector at the mechanical physical level. In addition, the connector at the mechanical physical level includes the mandatory electrical level interface for the DDC connection.

The mechanical physical level can be configured in several ways. These are the actual connectors on the display device that allows it to communicate with the host system. If the display device is being manufactured for a single purpose, an off-the-shelf connector could be purchased and the software configured to access the signals on that connector in a certain way. One example of this is a connector that for discussion purposes will be referred to as CONN01. CONN01 from Table II, for example, may be selected from off the shelf connectors to support a subset of available interconnection options. One example would be a connector that supports the DDC interface, two LVDS, IEEE1394 and the analog standard. One example of an available connector would be Molex Inc.'s part number SD-71182-1000. Another connector example will be referred to as CONN02. CONN02 might support the DDC1, LVDS, IEEE 1394, USB and the analog interface.

Ideally, one universal configurable connector will be used to support all of the available options, except fiber optic. However, even with the special needs for fiber optic input (a fiber optic switch or cable connector), it may be possible to obtain or build a connector that has all of the electrical connections necessary to support all of the available options and the fiber optic connection as well. In no way are the above examples intended to limit the applications for which these connectors will be used.

Regardless of the actual connector used, or the limitations upon the alternatives based upon the connector used, the logical levels remain separate from the physical levels such that the software is not dependent upon any particular hardware configuration, nor on any particular operating system. This allows such features as plug and play interface components and video drivers.

Thus, although there has been described to this point a particular embodiment for a method and structure for a digital display device interface, it is not intended that such specific references be considered as limitations upon the scope of this invention.

Claims

35

40

50

55

,

 A host system with a display device connected by a universal display device interface, said universal display device interface comprising:

an initialization bus operable to interface between said host system and said display device so as to set up communication between said host and any peripheral devices including said display device and a subset of specific information with regard to said display device to said host system, wherein said subset includes information identifying a bus type and speed, and a connector type, such that said host system is operable to use this information to define and configure said interface for said display device; and

a transfer bus operable to transfer specific information with regard to said display device to said display device from said host system and to transfer display data.

EP 0 778 516 A2

- 2. The system as claimed in Claim 1, wherein said transfer bus is a unidirectional bus. EST AVAILABLE COPY
- The system as claimed in Claim 1, wherein said transfer bus is a bidirectional bus.
- The system as claimed in any preceding claim further comprising:
 - an optional bi-directional bus for transferring data between said host system and said display device.
 - 5. The system as claimed in any preceding claim, wherein said displayable data further comprises encoded data.
 - 6. The system as claimed in any preceding claim, wherein said displayable data further comprises decoded data.
 - 7. A digital display device interface between a host system and a display device including:
- a logical level, comprising;

10

20

25

30

35

45

50

55

an initialization level operable to send said host system a digital extended display identification; an input/output data level operable to receive and send information between said host system and said display device, wherein said information includes inputs from peripheral devices attached to said display device and said information is used to configure communication channels between said host and said display device; and

a display data level operable to send display data to said display device for display; and an electrical level including at least a display data channel connection, wherein said display data is analog or digital; and

a mechanical level capable of merging said electrical level with a connector to complete a connection between said display device and said host system, wherein said logical level is independent of said connector in said mechanical level.

- The display device interface of claim 7 wherein said electrical level includes a connection for analog display.
- The display device interface as claimed in Claim 7 or Claim 8, wherein said electrical level includes a connection for fiber optic inputs or outputs.
- 10. The display device interface as claimed in any of Claims 7 to 9, wherein said electrical level includes a connection for low voltage differential signal (LVDS) inputs.
- 11. The display device interface as claimed in any of Claims 7 to 10, wherein said electrical level includes a connection for a high speed serial data bus.
- 40 12. The display device interface as claimed in any of Claims 7 to 11, wherein said electrical level includes a connection for an IEEE 1394 bus.
 - 13. The display device interface as claimed in any of Claims 7 to 12, wherein said electrical level includes a connection for a universal serial bus.
 - 14. A digital display device interface between a display device and a host system, comprising:


initialization and control procedures independent of any hardware configuration, wherein said initialization procedures determine the configuration of said hardware and sends information to said host system; and a connector that can be configured by said host system to accept several combinations of available standard-ized connections.


- 15. The display device interface of Claim 14, wherein said control procedures include the abilities to control characteristics of data displayed on said display device.
- 16. The display device interface of Claim 15, wherein said abilities to control characteristics of data displayed include focus control.
- 17. The display device interface of Claim 15 or Claim 16, wherein said abilities to control characteristics of data dis-

EP 0 778 516 A2

played include zoom control.

BEST AVAILABLE COPY







Europäisches Patentamt

European Patent Office

Office européen des brevets



(11) EP 0 778 516 A3

(12)

EUROPEAN PATENT APPLICATION

(88) Date of publication A3: 12.11.1997 Bulletin 1997/46

(51) Int. Cl.⁶: **G06F 3/14**

(43) Date of publication A2: 11.06.1997 Bulletin 1997/24

11.06.1997 Bulletin 1997/24

(21) Application number: 96119315.8

(22) Date of filing: 02.12.1996

BEST AVAILABLE COPY

(84) Designated Contracting States: **DE FR GB IT NL**

(30) Priority: 01.12.1995 US 7841


(71) Applicants:

- TEXAS INSTRUMENTS INCORPORATED Dallas Texas 75265 (US)
- IBM United Kingdom Limited
 Winchester, Hampshire SO2 2JN (GB)
- (72) Inventors:
 - Kerigan, Shaun
 Klimacolm, Renfrewshire PA14 4PL (GB)

- Fix, Douglas M.
 Allen, TX 75002 (US)
- Sexton, William J. The Colony, TX 75056 (US)
- Hewlett, Gregory Garland, TX 75044 (US)
- (74) Representative:
 Schwepfinger, Karl-Heinz, Dipl.-Ing.
 Prinz & Partner,
 Manzingerweg 7
 81241 München (DE)

(54) Hardware independent display device interface

(57) A digital display device interface for a host system (12) and its display device (14) and peripherals. The interface has separate logical and physical levels, thereby making the interface independent of any hardware configuration or connector. The initialization logic level allows dynamic configuration of the system upon power up or initialization. The display data level (30) controls the video data sent for display in a continuous, full bandwidth data stream. The I/O data level (32) controls communications between peripheral devices (18a...18x) connected to the display device (14) and the system (12).





EUROPEAN SEARCH REPORT

Application Number EP 96 11 9315

	Sin di	ONSIDERED TO BE RELEV	ANT	1	
Category	and of gecument	with indication, where appropriate, ant passages	Relevant	CLASSIFICATION OF THE	
А	page 513 xpnnns:	ISCLOSURE BULLETIN, 1 August 1995, 34612 "INTELLIGENT 1 PROTOCOL CONVERSION"	1,3,4,7,	AFFLICATION (Int.CL6)	
1	EP 0 612 053 A (MACHINES CORPORA	INTERNATIONAL BUSINESS	1,3,7,14		
A	EP 0 543 089 A (/ * abstract: figur	ACER INC) 26 May 1993	15-17		
	BEST AVAI	LABLE COPY		TECHNICAL FIELDS SEARCHED (Int.Cl.6) 06F 09G	
The	present search report has b	een drawn up for all claims			
	HAGUE	Date of completion of the search	Ex	miner	
CATEG particularly particularly document of technologics	ORY OF CITED DOCUMEN relevant if taken atone relevant if combined with anot f the same category	incory or principle t	ient, but published on		

EPO PORM 1503 03.82 (POICO1)